Photonic phase-locked-loop linear phase demodulator
نویسنده
چکیده
Design and experimental validation of a simple photonic phase-lockedloop (PPLL) linear phase demodulator employing a novel attenuating counter propagating (ACP) in-loop phase modulator are presented. The ACP in-loop phase modulator is free of propagation delay, allowing stable operation of the PPLL with large gain. Highly linear optical phase demodulation was observed and the measured spurious free dynamic range (SFDR) is 134 dBHz at 100 MHz bandwidth.
منابع مشابه
ACP-OPLL Photonic Integrated Circuits for High Dynamic Range RF/Photonic links
Fiber-optic links are attractive for transmitting microwave/millimeter wave signals for applications such as radar, imaging and astronomy. However, current fiber-optic links that employs intensity modulation and direct detection suffer from limited spurious free dynamic range (SFDR). For solution, a new coherent fiber-optic link using linear phase modulation/demodulation has been proposed. The ...
متن کاملTime-Domain Analysis of a Novel Phase-Locked Coherent Optical Demodulator
Detailed analysis of a novel highly linear phase-locked coherent optical demodulator is presented. We investigate how loop gain, phase-modulator non-linearity and amplitude modulation influence the Signal to Interference Ratio (SIR) of the demodulated signal. ©2006 Optical Society of America OCIS codes: (060.1660) Coherent communications; (120.5060) Phase modulation
متن کاملMonolithic integration of high linearity attenuated counter-propagating optical phase-locked loop coherent receiver
Introduction: Coherent phase modulated RF/photonic links have been proposed [1, 2] to realise high dynamic range analogue optical links, which require the use of an optical phase-locked loop (OPLL) as a linear phase demodulator. Through feedback, the OPLL forces the output phase response of a local optical phase modulator to mirror the phase of an incoming optical signal. Since high loop gain a...
متن کاملDual Phase Detector Based Delay Locked Loop for High Speed Applications
In this paper a new architecture for delay locked loops will be presented. One of problems in phase-frequency detectors (PFD) is static phase offset or reset path delay. The proposed structure decreases the jitter resulted from PFD by switching two PFDs. In this new architecture, a conventional PFD is used before locking of DLL to decrease the amount of phase difference between input and outpu...
متن کاملAll-Digital Phase Locked Loop (ADPLL) -A Review
--The All-Digital Phase-Locked Loop (ADPLL) is digital electronic circuit that are used in modern electronic communication systems like frequency synthesizer, modulator/demodulator etc. This paper presents a review of various ADPLL techniques. The range of input frequency of ADPLL is 40 to 98 MHz; the output frequency may be up to 2.92 to 4 GHz range. The components of ADPLL such as phase detec...
متن کامل